


Analog-to-Digital Converter (ADC)

LAB – ADC - DMA

Analog-to-Digital Converter (ADC)



Analog signal $x(t)$

continuous time
continuous amplitude


- **Resolution**
- **Quantization error**
- **Sampling rate**

Digital values $x(n)$

discrete time
discrete amplitude

ADC: Resolution

- ▶ Resolution: number of binary bits in ADC output.




Example: for 10-bit ADC, $V_{input} = 1V$, $V_{REF} = 5V$

$$ADC\ Output = round\left(1023 \times \frac{1}{5}\right) = round(204.6) = 205 = 0xCD$$

ADC: Quantization Error

- ▶ Resolution N: number of binary bits in ADC output.

$$\text{Digital Result} = \text{round} \left((2^N - 1) \times \frac{V_{\text{input}}}{V_{\text{REF}}} \right)$$



Least significant bit (LSB) voltage


$$LSB = \frac{V_{REF}}{2^N - 1}$$


Max quantization error = $\pm \frac{1}{2}$ LSB

Example: 3-bit ADC and input range [0, 5V]

$$\begin{aligned} \text{Max Quantization Error} &= \pm \frac{1}{2} LSB \\ &= \pm \frac{5V}{2 \times (2^3 - 1)} \\ &= \pm 0.357 V \end{aligned}$$


Example of Quantization Error






ADC: Sampling rate

- ▶ Number of ADC output samples available per unit time.




ADC Architecture





Popular ADC Architectures:

- ▶ Successive-approximation (SAR)
- ▶ Sigma-delta ($\Sigma-\Delta$),
- ▶ Pipeline

Successive-approximation (SAR)



Determining Minimum Sampling Time




$$V_C(t) = V_{in} \times \left(1 - e^{-\frac{t}{T_c}}\right)$$


$$T_c = R \cdot C$$

- ▶ Sampling time is software programmable
- ▶ Sampling time must be large enough to settle within $\frac{1}{2}$ LSB

Programming ADC Sampling Time



Successive-approximation (SAR) ADC



- **Binary search** algorithm to gradually approaches the input voltage
- Settle into $\pm 1/2$ LSB bound within the time allowed

ADC Conversion Time

$$T_{ADC} = T_{sampling} + T_{conversion}$$

Suppose ADC clock = 16 MHz, and Sampling time = 4 cycles


For 12-bit ADC

$$T_{ADC} = 4 + 12 = 16 \text{ cycles} = 1 \mu s$$

For 6-bit ADC


$$T_{ADC} = 4 + 6 = 10 \text{ cycles} = 0.625 \mu s$$

ADC: Regular *vs* injected



ADC Conversion Modes

Single Channel Mode




Single Channel, Single Conversion Mode


CONT in ADC_CR2 = 0
SCAN in ADC_CR2 = 0

Single Channel, Continuous Conversion Mode

CONT in ADC_CR2 = 1
SCAN in ADC_CR2 = 0




Scan Mode



Scan Mode with Single Conversion


SCAN in ADC_CR2 = 1
CONT in ADC_CR2 = 0




Scan Mode with Continuous Conversion

SCAN in ADC_CR2 = 1
CONT in ADC_CR2 = 1


Example 1: ADC with Polling (Busy Waiting)




Example 3: ADC Triggered by a Timer



Example 3: ADC Triggered by a Timer



Example 4: ADC Triggered by a Timer with DMA





KONEC